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Abstract - Metal-oxide-silicon (MOS) integrated circuits usually consist of MOS transistors and 
interconnections. Both. interconnections and MOS transistors are built up of diffused regions in the 
bulk substrate and conductive strips (metal or polycrystalline silicon) on top of the oxide. For proper 
electrical operation the interconnection paths should not exhibit MOS transistor effects, i.e. should 
not induce inversion layers at the silicon-silicon dioxide interface. Furthermore from a designer’s 
point of view it will be desired that some transistors operate in the saturated mode and others in the 
non-saturated mode. This implies that a method for the determination of the turn-on of channel 
conduction is highly desirable for designers of MOS integrated circuits. Using a straightforward 
definition of turn-on. a fast and simple measurement method will be presented for the determination 
of the relation between gate voltage and diffused region voltage for MOST structures in the turn-on 
condition. 
RCsumC- Les circuits integrks MOS (m&al-oxyde-silicium) se composent en gtntral de transistors 
MOS et d’interconnexions. Les deux sont composts de regions diffusees dans la base et de bandes 
conductibles (m&l ou silicium polycristallin) au dessus de I’oxyde. Pour une bonne opCration les 
interconnexions ne peuvent pas montrer des effets de transistor MOS, c.2.d. ils ne peuvent pas induire 
des couches d’inversion B la couche intermkdiaire entre I’oxyde et le silicium. En outre il faut que 
quelques transistors travaillent dans le mode sat& et d’autres dans le mode non-satur6. Cela implique 
qu’il est t&s dCsirable de disposer d’une mCthode de dCterminer la tension de seuil de la conduction du 
canal. Utilissant une dtfinition gt5nCrale de la condition de seuil, une mBthode rapide et simple est 
presentee g dCterminer expCrimentalement la relation entre la tension de la grille et la tension de la 
rkgion diffusee pour les structures de transistors MOS dans la condition de seuil. 
Zusammenfassung - Metall-Oxyd-Silizium (MOS) integrierte Schaltungen bestehen im allgemeinen 
aus MOS-Transistoren und deren Verbindungen. Sowohl die Verbindungen als such die MOS- 
Transistoren sind aus diffundierten Regionen im Substrat und leitfihigen Streifen (Metall oder poly- 
kristallinischem Silizium) auf dem Oxyd aufgebaut. Fiir richtiges elektrisches Verhalten diirfen die 
Verbindungsstreifen keine MOS-Transistoreffekte aufweisen. das heisst sie diirfen keine Inversions- 
schichten an der Grenzfliiche des Silizium-Siliziumdioxydes induzieren. Weiterhin ist es vom 
Entwicklungsstandpunkt erwiinscht dass manche Transistoren im Siittigungsbereich arbeiten, 
wlhrend andere im ungesiittigten Zustand betrieben werden. Dass bedeutet, dass eine Methode zur 
Bestimmung des Schwellenwertes der Kanalleitfihigkeit fiir den Entwerfer der MOS-integrierten 
Schaltungen besonders wiinschenswert ist. Ausgehend von einer allgemeinen Definition des Schwel- 
lenwertes wird eine schnelle und einfache Messungsmethode vorgestellt. Sie dient zur Bestimmung 
der Beziehungen zwischen Gatespannung und der Spannung der diffundierten Regionen ftir MOST- 
Strukturen, die sich gerade im Schwellenwert befinden. 
NOTATION Q oz 
(~EE,,~N~)‘:~ 
oxide capacitance per unit area 
sheet conductance of channel (mho per square) 
G W/L = channel conductance 
drain current 
junction reverse bias leakage current 
channel ength 
net impurity concentration in the bulk 
magnitude of electronic charge 
mobile inversion layer charge per unit area V8 
1093 
oxide charge per unit area, effectively located near 
the Si-SiO, interface 
surface state charge per unit area at the Si-SiO, 
interface 
oxide thickness 
drain voltage with respect to bulk 
VI?---v, 
gate voltage with respect to bulk 
gate voltage in the turn-on condition. for which 
channel conduction sets in 
source voltage with respect to bulk 
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diffused region pinch-off voltage (= voltage of a 
gated diffused region at the onset of channel 
formation) with respect to bulk 
channel width 
permittivity of free space 
dielectric constant of SiO, 
dielectric constant of Si 
CI”/4C’ 
Fermrpotential in the substrate 
metal-semiconductor work function difference 
INTRODUCTION 
THE OPERATION of the MOS transistor is based on 
the induction of an inversion layer or conductive 
channel at the silicon-silicon dioxide interface by 
action of the gate field. After discussing the turn- 
on condition we will in this article be concerned 
with the measurement of the conditions for which 
the channel conduction turns on. 
Imagine an MOS transistor with common sub- 
strate electrode. such as we may find in an MOS 
integrated circuit. The gate voltage has a value V!;. 
and the source and drain diffused regions have 
voltages V, and I’,. 
For a constant source and drain voltage v, = Vd. 
the gate voltage for which the channel conduction 
just turns on is called the gate turn-on voltage V,,. 
On the other hand. for a constant gate voltage 
VT,. the voltage of source and drain diffused regions 
for which the channel conduction just turns on is 
called the diffused region pinch-off voltage VP. For 
turn-on. the applied dielectric displacement in the 
insulator should be sufficient to compensate the 
fixed insulator charge and the silicon depletion 
charge. 
Knowledge of the relation between the diffused 
region pinch-off voltage V,, and the gate turn-on 
voltage V,, will enable the MOS integrated circuit 
designer to predict whether an MOS transistor 
structure with applied voltages will conduct and in 
which mode it will operate, as clarified by Table 1. 
In practice one often deals with an MOS inte- 
grated circuit in which different oxide thicknesses 
and different bulk dopes have been employed, in 
order to ensure that in the range of applied voltages, 
the occurence of channels remains confined to 
active gate regions and is prevented everywhere 
else. Thus a number of different types (parasitic or 
real) of MOS transistors will be present inside an 
IC. For each type of transistor the turn-on condi- 
tion V,,t =f( V,,) should be known in order to pre- 
dict the voltage range in which the transistor will 
satisfy its function. 
The aim of our work is to propose a generalized 
definition of the turn-on condition and to present a 
measurement method to establish the turn-on 
relationship between the gate voltage V,, and the 
diffused region voltage V,,. 
THE THEORETICAL RELATIONS FOR TURN-ON 
Several authors [ l-41 have derived mathematical 
expressions for the relation between the gate turn- 
on voltage V,,, and the diffused region pinch-off 
voltage V,,: 
or, in explicit form for C:,,: 
with 






p-channel n-channel Properties 
(V,. Vd < 0) (VT. Vd > 0) 
___-__ 
v,5. Vd -= C’,, v.9. v,, > v,, no channel 
V,” > vu; Vd C v,, Vs < v,,; Vd > v, drain in pinch-off 
K < v,, : vfi > v,, V.? > v”: Vd < I’,, source in pinch-off 
v,. Vd > v, VS. vii ( VP complete channel 
TURN-ON CONDITION 
The upper sign applies for p-channel and the lower 
sign for n-channel devices. 
The above relations are derived under the 
following assumptions: 
-the surface state charge and oxide charge are 
constant, 
-the depletion charge remains constant ,after the 
inversion charge carrier density at the interface 
exceeds the bulk carrier concentration, 
-the inversion charge tends to zero at the turn-on 
condition. 
Prediction of the turn-on condition with the help 
of expressions (1) and (2) may be possible if the 
device parameters are known. This is however 
usually not the case. Especially Q,, and Qs8, which 
are dependent among others on incidental process 
circumstances, which are not fully understood, 
are difficult to predict. Also the impurity concentra- 
tion in the bulk may not be precisely known and it 
may even vary in a distance normal to the surface. 
DISCUSSION OF THE TURN-ON CONDITION 
A well known method[2] to determine a gate 
turn-on voltage Vgt is to extrapolate the linear part 
of the Zd- V, curve of an MOST, measured with 
small source-drain voltage V, and constant value 
of V, with respect to bulk. The intersection with 
the V, axis at 1, = 0 is then defined as the turn-on 
voltage Vgt, belonging to the diffised region pinch- 
off voltage VP = V,. 
In fact, as has been discussed in the literature 
[ 1,2] the turn-on voltage Vst, as determined from 
such an extrapolation, is described by expression 
(1) and based upon a constant depletion charge. 
When we observe an actual measured plot of 
channel conductance vs. gate voltage (Fig. l), we 
find however that for the extrapolated gate voltage 
VB = V,, the conductance is not zero, on account 
of diminishing depletion charge when the inversion 
layer turn-on condition is approached. 
Experiments on several p-channel devices 
showed that the residual channel conductance for 
the extrapolated gate voltage V, = V,, corresponds 
with a sheet conductance per square between 
1. 10m7 mho and 1. 10e6 mho. 
Assuming a hole mobility of 200 cm” V-’ set-1 
the corresponding surface concentration of holes 
would amount to 3. lo9 - 3. lOlo cm-z. 
Now, in view of the need to define the turn-on 
condition in terms of a residual conduction we 
propose to define the gate turn-on voltage experi- 
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Fig. 1. Id - V, curve of a p-channel MOS transistor with 
small drain-source voltage (Vdp = -8 mV). 
mentally as the gate voltage which causes a certain 
small sheet conductance per square (for example 
1 *10m7 mho) at the Si-SiO, interface. This will 
indicate sufficiently the active voltage region where 
channel formation occurs. 
THE TURN-ON MEASUREMENT METHOD 
The new measurement method makes use of a 
control system, which maintains a constant channel 
conduction in the MOS transistor. The circuit 
employs an operational amplifier, which is assumed 
to be ideal, i.e. without any offset voltage and offset 
current. The input impedance of the operational 
amplifier as well as the open loop gain are assumed 
to be infinite, hence the input currents will be zero 
and Vinl = VW (Fig. 2). 
/ 
7-v. 
Fig. 2. Measurement circuit. The current source I, and 
the voltage source V, can be adjusted to attain the 
desired turn-on condition (G = IO-’ mho) in the MOST. 
The voltage V, is the independent variable. 
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The source and drain terminals of the p-channel 
MOST are connected in series with a small external 
drain-source voltage VdS. Source and drain termi- 
nn!s may be biased at a variable voltage with respect 
to the bulk. A current source I, is connected to the 
source and input terminal I/,, , 
The drain-source voltage will cause a drain 
current ld = iI’,,l.Gr.h. because V,,, = vlnz and as 
the input impedance of the amplifier is infinite. I,, 
should be equal to I,,. Therefore the channel con- 
ductance G,,, will have to satisfy G,,,, = I,,. 1 V,,,/. 
This value will be attained by action of the opera- 
tional amplifier. which controls the gate electrode 
of the MOST. 
Current source I,, and voltage source VC1, can be 
adjusted in such a fashion that correction is made 
for the aspect ratio W/f. of the MOST and turn-on 
is measured for constant surface sheet conductance 
G = I~10-7mho,i.e.I,= IO-‘. iL’,,,91. WM.. 
In Fig. 2 the basic measurement circuit has been 
outlined for a p-channel MOST. For n-channel 
transistors we have simply to change the sign of all 
the applied voltage and current sources. 
In our measurements we used the Keithley model 
602 Solid State Electrometer as an almost ideal 
operational amplifier. It was used in the ‘Ohm 
meter’ mode. 
The terminals J 10 1 and J IO5 of the electrometer 
act respectively as the inverting and non-inverting 
input. while the terminal 5106 provides the output 
voltage. In this fashion the electrometer supplies a 
current I, at the inverting input .I 101. The current 
I,, may be varied in decade steps between IO R and 
lo-‘” A. The open loop gain is about IO” in the 
IO V output range. When an output voltage 
1 V,,, - V,I > IO V is required. a d.c. battery has to 
be connected between the amplifier output and the 
gate. 
The applied drain-source voltage as well as the 
current source were used to set the channel con- 
ductance. which corresponds to a sheet con- 
ductance C; = IO-~‘mho. defining the turn-on 
condition. The lower the voltage Vdr. the more 
uniform is the channel in the MOST. Care should 
be taken however that the condition I V,,,l F I P’,,, I - 
Vi,,1 holds. The voltage of the source diffused 
region was varied by a slow ramp. The turn-on 
gate voltage v(,, was plotted directly as a function 
of the source diffused region pinch-off voltage V,,. 
Some typical curves obtained by the described 
measurement method are shown in Fig. 3. It is 
Fig. 3. C,,, - V,, curve5 obtained by thedescribed measure- 
ment method. 1 he curves belong to five p-channel MOS 
transistors of the same geometry but with different 
impurity concentration underneath the gate oxide and 
different oxide thicknesses. 
WI. =~ 12. I’,,,Y=-8mV.I,,= IO “A 
ia) : IL’,) -- 5, lOI_’ cm~“: I,,, -- 0.12 ~_~nl 
(h) : N,, 5.10”cm+ , I ,,, 0.2 firn 
(C) : iv,, ~- 5.10'" cm :I: I,,,, . 0.6’wm 
td) : N, - 1.10” cm-:4: t,, - 0.2pm 
(e) : N,, I’ 10’: cm :I: I,,,, . 0.6 pm 
The high impurity dopes from (d) and (e) are obtained by a 
shallow diffusion of phosphorus in the bulk from a 
phosphorus doped silane deposited oxide, Dope con- 
centrations and oxide thicknesses are determined from 
C-V measurements. 
obvious that the relatively small substrate dopes 
combined with thin oxides cause a low value of (6 in 
expression (I ), so the curves approach a straight 
line with a slope near to I. 
For increased substrate dopes and oxide thick- 
nesses the square root term in expression (I ). due 
to the charge storing capacity of the substrate. 
becomes more important. Also the influence of 
oxide and interface charge is greater for thick 
oxides. 
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DISTURBING EFFECTS ON THE MEASUREMENT 
METHOD 
An eventual leakage current I,. in the source- 
substrate diffused junction has to be carried off as a 
source-drain current in the MOST and appears to 
enlarge the current I,. For a good quality junction, 
I, is much smaller than I,,, and will not influence 
the measurements. 
However in the case of junction defects, the 
leakage current I, cannot be neglected and may 
even surpass I,, resulting in an increased value of 
1 V,I. The now obtained gate voltage V, belongs to 
the drain current Id = I0 + I,. Because the leakage 
current normally will be strongly dependent on 
the junction reverse voltage, the turn-on curve may 
be recognised immediately as belonging to an 
MOST with a defective source-substrate junction, 
as is obvious from Fig. 4. 
For n-channel MOS transistors there may. for 
low values of P’,, exist a parasitic conducting 
inversion layer besides the gate covered area. 
When the source region is not surrounded by the 
gate metal, this causes a conductance, which is not 
controlled by the gate, parallel to the channel. For 
increased V, the parasitic inversion layer will 
vanish. Figure 5 shows that this kind of disturbance 
also will be recognized at the V,, - V, plot. 
301 
I I 
Fig. 4. V,,I - V, plots of three p-channel MOS transistors 
(a) good quality MOST (b) and (c) MOST’s with defective 
source-bulk junctions. Their leakage currents disturb 
the measurement of the V,,l - VQ plot. 
I I I I 
0 IO 20 
V,(V) 
Fig. 5. V,,- V,, plots of two n-channel MOS transistors 
(a) MOST from which the source is surrounded by the 
gate metal (b) MOST from which the source is not sur- 
rounded by the gate metal. For low values of V,,. there 
exists a parasitic conducting channel besides the gate. 
CONCLUSIONS 
A fast, simple and self registrating measurement 
method is described for the relation between the 
gate turn-on voltage Vat and the source diffused 
region pinch-off voltage V,, of an MOS transistor 
structure. Essential for the method is that the turn- 
on voltage has to be defined in terms of a turn-on 
sheet conductance G. which is independent of 
device geometry. 
The obtained curves are useful for the MOS 
integrated circuit designer in order to obtain infor- 
mation about the voltage ranges in which an MOST 
operates in the saturated or non-saturated mode. 
and in which range it is cut-off. 
The latter information is of particular interest 
for the interconnection paths at the top of the oxide. 
which should not induce conducting layers at the 
Si-SiO, interface. Furthermore the described 
method may be used by the MOS- IC manu- 
facturer as a test on the quality of his products. 
Especially the value of V,, for V,q = 0 V will be of 
interest as a process parameter. 
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